diff options
| author | Arne Dußin | 2021-11-06 11:50:33 +0100 |
|---|---|---|
| committer | Arne Dußin | 2021-11-06 11:50:33 +0100 |
| commit | 0666a6ba1dbd66cf8b93c113e362ccbcd99152a0 (patch) | |
| tree | a184284dbd2316f4624f092e4e7521ea8c90855b /src/can0/test.rs | |
| download | samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.tar.gz samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.zip | |
Initial commit
Diffstat (limited to 'src/can0/test.rs')
| -rw-r--r-- | src/can0/test.rs | 269 |
1 files changed, 269 insertions, 0 deletions
diff --git a/src/can0/test.rs b/src/can0/test.rs new file mode 100644 index 0000000..ab7e719 --- /dev/null +++ b/src/can0/test.rs @@ -0,0 +1,269 @@ +#[doc = "Register `TEST` reader"] +pub struct R(crate::R<TEST_SPEC>); +impl core::ops::Deref for R { + type Target = crate::R<TEST_SPEC>; + #[inline(always)] + fn deref(&self) -> &Self::Target { + &self.0 + } +} +impl From<crate::R<TEST_SPEC>> for R { + #[inline(always)] + fn from(reader: crate::R<TEST_SPEC>) -> Self { + R(reader) + } +} +#[doc = "Register `TEST` writer"] +pub struct W(crate::W<TEST_SPEC>); +impl core::ops::Deref for W { + type Target = crate::W<TEST_SPEC>; + #[inline(always)] + fn deref(&self) -> &Self::Target { + &self.0 + } +} +impl core::ops::DerefMut for W { + #[inline(always)] + fn deref_mut(&mut self) -> &mut Self::Target { + &mut self.0 + } +} +impl From<crate::W<TEST_SPEC>> for W { + #[inline(always)] + fn from(writer: crate::W<TEST_SPEC>) -> Self { + W(writer) + } +} +#[doc = "Field `LBCK` reader - Loop Back Mode"] +pub struct LBCK_R(crate::FieldReader<bool, bool>); +impl LBCK_R { + pub(crate) fn new(bits: bool) -> Self { + LBCK_R(crate::FieldReader::new(bits)) + } +} +impl core::ops::Deref for LBCK_R { + type Target = crate::FieldReader<bool, bool>; + #[inline(always)] + fn deref(&self) -> &Self::Target { + &self.0 + } +} +#[doc = "Field `LBCK` writer - Loop Back Mode"] +pub struct LBCK_W<'a> { + w: &'a mut W, +} +impl<'a> LBCK_W<'a> { + #[doc = r"Sets the field bit"] + #[inline(always)] + pub fn set_bit(self) -> &'a mut W { + self.bit(true) + } + #[doc = r"Clears the field bit"] + #[inline(always)] + pub fn clear_bit(self) -> &'a mut W { + self.bit(false) + } + #[doc = r"Writes raw bits to the field"] + #[inline(always)] + pub fn bit(self, value: bool) -> &'a mut W { + self.w.bits = (self.w.bits & !(0x01 << 4)) | ((value as u32 & 0x01) << 4); + self.w + } +} +#[doc = "Control of Transmit Pin\n\nValue on reset: 0"] +#[derive(Clone, Copy, Debug, PartialEq)] +#[repr(u8)] +pub enum TX_A { + #[doc = "0: TX controlled by CAN core"] + CORE = 0, + #[doc = "1: TX monitoring sample point"] + SAMPLE = 1, + #[doc = "2: Dominant (0) level at pin CAN_TX"] + DOMINANT = 2, + #[doc = "3: Recessive (1) level at pin CAN_TX"] + RECESSIVE = 3, +} +impl From<TX_A> for u8 { + #[inline(always)] + fn from(variant: TX_A) -> Self { + variant as _ + } +} +#[doc = "Field `TX` reader - Control of Transmit Pin"] +pub struct TX_R(crate::FieldReader<u8, TX_A>); +impl TX_R { + pub(crate) fn new(bits: u8) -> Self { + TX_R(crate::FieldReader::new(bits)) + } + #[doc = r"Get enumerated values variant"] + #[inline(always)] + pub fn variant(&self) -> TX_A { + match self.bits { + 0 => TX_A::CORE, + 1 => TX_A::SAMPLE, + 2 => TX_A::DOMINANT, + 3 => TX_A::RECESSIVE, + _ => unreachable!(), + } + } + #[doc = "Checks if the value of the field is `CORE`"] + #[inline(always)] + pub fn is_core(&self) -> bool { + **self == TX_A::CORE + } + #[doc = "Checks if the value of the field is `SAMPLE`"] + #[inline(always)] + pub fn is_sample(&self) -> bool { + **self == TX_A::SAMPLE + } + #[doc = "Checks if the value of the field is `DOMINANT`"] + #[inline(always)] + pub fn is_dominant(&self) -> bool { + **self == TX_A::DOMINANT + } + #[doc = "Checks if the value of the field is `RECESSIVE`"] + #[inline(always)] + pub fn is_recessive(&self) -> bool { + **self == TX_A::RECESSIVE + } +} +impl core::ops::Deref for TX_R { + type Target = crate::FieldReader<u8, TX_A>; + #[inline(always)] + fn deref(&self) -> &Self::Target { + &self.0 + } +} +#[doc = "Field `TX` writer - Control of Transmit Pin"] +pub struct TX_W<'a> { + w: &'a mut W, +} +impl<'a> TX_W<'a> { + #[doc = r"Writes `variant` to the field"] + #[inline(always)] + pub fn variant(self, variant: TX_A) -> &'a mut W { + self.bits(variant.into()) + } + #[doc = "TX controlled by CAN core"] + #[inline(always)] + pub fn core(self) -> &'a mut W { + self.variant(TX_A::CORE) + } + #[doc = "TX monitoring sample point"] + #[inline(always)] + pub fn sample(self) -> &'a mut W { + self.variant(TX_A::SAMPLE) + } + #[doc = "Dominant (0) level at pin CAN_TX"] + #[inline(always)] + pub fn dominant(self) -> &'a mut W { + self.variant(TX_A::DOMINANT) + } + #[doc = "Recessive (1) level at pin CAN_TX"] + #[inline(always)] + pub fn recessive(self) -> &'a mut W { + self.variant(TX_A::RECESSIVE) + } + #[doc = r"Writes raw bits to the field"] + #[inline(always)] + pub fn bits(self, value: u8) -> &'a mut W { + self.w.bits = (self.w.bits & !(0x03 << 5)) | ((value as u32 & 0x03) << 5); + self.w + } +} +#[doc = "Field `RX` reader - Receive Pin"] +pub struct RX_R(crate::FieldReader<bool, bool>); +impl RX_R { + pub(crate) fn new(bits: bool) -> Self { + RX_R(crate::FieldReader::new(bits)) + } +} +impl core::ops::Deref for RX_R { + type Target = crate::FieldReader<bool, bool>; + #[inline(always)] + fn deref(&self) -> &Self::Target { + &self.0 + } +} +#[doc = "Field `RX` writer - Receive Pin"] +pub struct RX_W<'a> { + w: &'a mut W, +} +impl<'a> RX_W<'a> { + #[doc = r"Sets the field bit"] + #[inline(always)] + pub fn set_bit(self) -> &'a mut W { + self.bit(true) + } + #[doc = r"Clears the field bit"] + #[inline(always)] + pub fn clear_bit(self) -> &'a mut W { + self.bit(false) + } + #[doc = r"Writes raw bits to the field"] + #[inline(always)] + pub fn bit(self, value: bool) -> &'a mut W { + self.w.bits = (self.w.bits & !(0x01 << 7)) | ((value as u32 & 0x01) << 7); + self.w + } +} +impl R { + #[doc = "Bit 4 - Loop Back Mode"] + #[inline(always)] + pub fn lbck(&self) -> LBCK_R { + LBCK_R::new(((self.bits >> 4) & 0x01) != 0) + } + #[doc = "Bits 5:6 - Control of Transmit Pin"] + #[inline(always)] + pub fn tx(&self) -> TX_R { + TX_R::new(((self.bits >> 5) & 0x03) as u8) + } + #[doc = "Bit 7 - Receive Pin"] + #[inline(always)] + pub fn rx(&self) -> RX_R { + RX_R::new(((self.bits >> 7) & 0x01) != 0) + } +} +impl W { + #[doc = "Bit 4 - Loop Back Mode"] + #[inline(always)] + pub fn lbck(&mut self) -> LBCK_W { + LBCK_W { w: self } + } + #[doc = "Bits 5:6 - Control of Transmit Pin"] + #[inline(always)] + pub fn tx(&mut self) -> TX_W { + TX_W { w: self } + } + #[doc = "Bit 7 - Receive Pin"] + #[inline(always)] + pub fn rx(&mut self) -> RX_W { + RX_W { w: self } + } + #[doc = "Writes raw bits to the register."] + #[inline(always)] + pub unsafe fn bits(&mut self, bits: u32) -> &mut Self { + self.0.bits(bits); + self + } +} +#[doc = "Test\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [test](index.html) module"] +pub struct TEST_SPEC; +impl crate::RegisterSpec for TEST_SPEC { + type Ux = u32; +} +#[doc = "`read()` method returns [test::R](R) reader structure"] +impl crate::Readable for TEST_SPEC { + type Reader = R; +} +#[doc = "`write(|w| ..)` method takes [test::W](W) writer structure"] +impl crate::Writable for TEST_SPEC { + type Writer = W; +} +#[doc = "`reset()` method sets TEST to value 0"] +impl crate::Resettable for TEST_SPEC { + #[inline(always)] + fn reset_value() -> Self::Ux { + 0 + } +} |
