summaryrefslogtreecommitdiff
path: root/src/can0/txbc.rs
diff options
context:
space:
mode:
authorArne Dußin2021-11-06 11:50:33 +0100
committerArne Dußin2021-11-06 11:50:33 +0100
commit0666a6ba1dbd66cf8b93c113e362ccbcd99152a0 (patch)
treea184284dbd2316f4624f092e4e7521ea8c90855b /src/can0/txbc.rs
downloadsamc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.tar.gz
samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.zip
Initial commit
Diffstat (limited to 'src/can0/txbc.rs')
-rw-r--r--src/can0/txbc.rs220
1 files changed, 220 insertions, 0 deletions
diff --git a/src/can0/txbc.rs b/src/can0/txbc.rs
new file mode 100644
index 0000000..5a9984c
--- /dev/null
+++ b/src/can0/txbc.rs
@@ -0,0 +1,220 @@
+#[doc = "Register `TXBC` reader"]
+pub struct R(crate::R<TXBC_SPEC>);
+impl core::ops::Deref for R {
+ type Target = crate::R<TXBC_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl From<crate::R<TXBC_SPEC>> for R {
+ #[inline(always)]
+ fn from(reader: crate::R<TXBC_SPEC>) -> Self {
+ R(reader)
+ }
+}
+#[doc = "Register `TXBC` writer"]
+pub struct W(crate::W<TXBC_SPEC>);
+impl core::ops::Deref for W {
+ type Target = crate::W<TXBC_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl core::ops::DerefMut for W {
+ #[inline(always)]
+ fn deref_mut(&mut self) -> &mut Self::Target {
+ &mut self.0
+ }
+}
+impl From<crate::W<TXBC_SPEC>> for W {
+ #[inline(always)]
+ fn from(writer: crate::W<TXBC_SPEC>) -> Self {
+ W(writer)
+ }
+}
+#[doc = "Field `TBSA` reader - Tx Buffers Start Address"]
+pub struct TBSA_R(crate::FieldReader<u16, u16>);
+impl TBSA_R {
+ pub(crate) fn new(bits: u16) -> Self {
+ TBSA_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for TBSA_R {
+ type Target = crate::FieldReader<u16, u16>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `TBSA` writer - Tx Buffers Start Address"]
+pub struct TBSA_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> TBSA_W<'a> {
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub unsafe fn bits(self, value: u16) -> &'a mut W {
+ self.w.bits = (self.w.bits & !0xffff) | (value as u32 & 0xffff);
+ self.w
+ }
+}
+#[doc = "Field `NDTB` reader - Number of Dedicated Transmit Buffers"]
+pub struct NDTB_R(crate::FieldReader<u8, u8>);
+impl NDTB_R {
+ pub(crate) fn new(bits: u8) -> Self {
+ NDTB_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for NDTB_R {
+ type Target = crate::FieldReader<u8, u8>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `NDTB` writer - Number of Dedicated Transmit Buffers"]
+pub struct NDTB_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> NDTB_W<'a> {
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub unsafe fn bits(self, value: u8) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x3f << 16)) | ((value as u32 & 0x3f) << 16);
+ self.w
+ }
+}
+#[doc = "Field `TFQS` reader - Transmit FIFO/Queue Size"]
+pub struct TFQS_R(crate::FieldReader<u8, u8>);
+impl TFQS_R {
+ pub(crate) fn new(bits: u8) -> Self {
+ TFQS_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for TFQS_R {
+ type Target = crate::FieldReader<u8, u8>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `TFQS` writer - Transmit FIFO/Queue Size"]
+pub struct TFQS_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> TFQS_W<'a> {
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub unsafe fn bits(self, value: u8) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x3f << 24)) | ((value as u32 & 0x3f) << 24);
+ self.w
+ }
+}
+#[doc = "Field `TFQM` reader - Tx FIFO/Queue Mode"]
+pub struct TFQM_R(crate::FieldReader<bool, bool>);
+impl TFQM_R {
+ pub(crate) fn new(bits: bool) -> Self {
+ TFQM_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for TFQM_R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `TFQM` writer - Tx FIFO/Queue Mode"]
+pub struct TFQM_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> TFQM_W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 30)) | ((value as u32 & 0x01) << 30);
+ self.w
+ }
+}
+impl R {
+ #[doc = "Bits 0:15 - Tx Buffers Start Address"]
+ #[inline(always)]
+ pub fn tbsa(&self) -> TBSA_R {
+ TBSA_R::new((self.bits & 0xffff) as u16)
+ }
+ #[doc = "Bits 16:21 - Number of Dedicated Transmit Buffers"]
+ #[inline(always)]
+ pub fn ndtb(&self) -> NDTB_R {
+ NDTB_R::new(((self.bits >> 16) & 0x3f) as u8)
+ }
+ #[doc = "Bits 24:29 - Transmit FIFO/Queue Size"]
+ #[inline(always)]
+ pub fn tfqs(&self) -> TFQS_R {
+ TFQS_R::new(((self.bits >> 24) & 0x3f) as u8)
+ }
+ #[doc = "Bit 30 - Tx FIFO/Queue Mode"]
+ #[inline(always)]
+ pub fn tfqm(&self) -> TFQM_R {
+ TFQM_R::new(((self.bits >> 30) & 0x01) != 0)
+ }
+}
+impl W {
+ #[doc = "Bits 0:15 - Tx Buffers Start Address"]
+ #[inline(always)]
+ pub fn tbsa(&mut self) -> TBSA_W {
+ TBSA_W { w: self }
+ }
+ #[doc = "Bits 16:21 - Number of Dedicated Transmit Buffers"]
+ #[inline(always)]
+ pub fn ndtb(&mut self) -> NDTB_W {
+ NDTB_W { w: self }
+ }
+ #[doc = "Bits 24:29 - Transmit FIFO/Queue Size"]
+ #[inline(always)]
+ pub fn tfqs(&mut self) -> TFQS_W {
+ TFQS_W { w: self }
+ }
+ #[doc = "Bit 30 - Tx FIFO/Queue Mode"]
+ #[inline(always)]
+ pub fn tfqm(&mut self) -> TFQM_W {
+ TFQM_W { w: self }
+ }
+ #[doc = "Writes raw bits to the register."]
+ #[inline(always)]
+ pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
+ self.0.bits(bits);
+ self
+ }
+}
+#[doc = "Tx Buffer Configuration\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [txbc](index.html) module"]
+pub struct TXBC_SPEC;
+impl crate::RegisterSpec for TXBC_SPEC {
+ type Ux = u32;
+}
+#[doc = "`read()` method returns [txbc::R](R) reader structure"]
+impl crate::Readable for TXBC_SPEC {
+ type Reader = R;
+}
+#[doc = "`write(|w| ..)` method takes [txbc::W](W) writer structure"]
+impl crate::Writable for TXBC_SPEC {
+ type Writer = W;
+}
+#[doc = "`reset()` method sets TXBC to value 0"]
+impl crate::Resettable for TXBC_SPEC {
+ #[inline(always)]
+ fn reset_value() -> Self::Ux {
+ 0
+ }
+}