summaryrefslogtreecommitdiff
path: root/src/ccl/seqctrl.rs
diff options
context:
space:
mode:
authorArne Dußin2021-11-06 11:50:33 +0100
committerArne Dußin2021-11-06 11:50:33 +0100
commit0666a6ba1dbd66cf8b93c113e362ccbcd99152a0 (patch)
treea184284dbd2316f4624f092e4e7521ea8c90855b /src/ccl/seqctrl.rs
downloadsamc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.tar.gz
samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.zip
Initial commit
Diffstat (limited to 'src/ccl/seqctrl.rs')
-rw-r--r--src/ccl/seqctrl.rs191
1 files changed, 191 insertions, 0 deletions
diff --git a/src/ccl/seqctrl.rs b/src/ccl/seqctrl.rs
new file mode 100644
index 0000000..b56b0c0
--- /dev/null
+++ b/src/ccl/seqctrl.rs
@@ -0,0 +1,191 @@
+#[doc = "Register `SEQCTRL[%s]` reader"]
+pub struct R(crate::R<SEQCTRL_SPEC>);
+impl core::ops::Deref for R {
+ type Target = crate::R<SEQCTRL_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl From<crate::R<SEQCTRL_SPEC>> for R {
+ #[inline(always)]
+ fn from(reader: crate::R<SEQCTRL_SPEC>) -> Self {
+ R(reader)
+ }
+}
+#[doc = "Register `SEQCTRL[%s]` writer"]
+pub struct W(crate::W<SEQCTRL_SPEC>);
+impl core::ops::Deref for W {
+ type Target = crate::W<SEQCTRL_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl core::ops::DerefMut for W {
+ #[inline(always)]
+ fn deref_mut(&mut self) -> &mut Self::Target {
+ &mut self.0
+ }
+}
+impl From<crate::W<SEQCTRL_SPEC>> for W {
+ #[inline(always)]
+ fn from(writer: crate::W<SEQCTRL_SPEC>) -> Self {
+ W(writer)
+ }
+}
+#[doc = "Sequential Selection\n\nValue on reset: 0"]
+#[derive(Clone, Copy, Debug, PartialEq)]
+#[repr(u8)]
+pub enum SEQSEL_A {
+ #[doc = "0: Sequential logic is disabled"]
+ DISABLE = 0,
+ #[doc = "1: D flip flop"]
+ DFF = 1,
+ #[doc = "2: JK flip flop"]
+ JK = 2,
+ #[doc = "3: D latch"]
+ LATCH = 3,
+ #[doc = "4: RS latch"]
+ RS = 4,
+}
+impl From<SEQSEL_A> for u8 {
+ #[inline(always)]
+ fn from(variant: SEQSEL_A) -> Self {
+ variant as _
+ }
+}
+#[doc = "Field `SEQSEL` reader - Sequential Selection"]
+pub struct SEQSEL_R(crate::FieldReader<u8, SEQSEL_A>);
+impl SEQSEL_R {
+ pub(crate) fn new(bits: u8) -> Self {
+ SEQSEL_R(crate::FieldReader::new(bits))
+ }
+ #[doc = r"Get enumerated values variant"]
+ #[inline(always)]
+ pub fn variant(&self) -> Option<SEQSEL_A> {
+ match self.bits {
+ 0 => Some(SEQSEL_A::DISABLE),
+ 1 => Some(SEQSEL_A::DFF),
+ 2 => Some(SEQSEL_A::JK),
+ 3 => Some(SEQSEL_A::LATCH),
+ 4 => Some(SEQSEL_A::RS),
+ _ => None,
+ }
+ }
+ #[doc = "Checks if the value of the field is `DISABLE`"]
+ #[inline(always)]
+ pub fn is_disable(&self) -> bool {
+ **self == SEQSEL_A::DISABLE
+ }
+ #[doc = "Checks if the value of the field is `DFF`"]
+ #[inline(always)]
+ pub fn is_dff(&self) -> bool {
+ **self == SEQSEL_A::DFF
+ }
+ #[doc = "Checks if the value of the field is `JK`"]
+ #[inline(always)]
+ pub fn is_jk(&self) -> bool {
+ **self == SEQSEL_A::JK
+ }
+ #[doc = "Checks if the value of the field is `LATCH`"]
+ #[inline(always)]
+ pub fn is_latch(&self) -> bool {
+ **self == SEQSEL_A::LATCH
+ }
+ #[doc = "Checks if the value of the field is `RS`"]
+ #[inline(always)]
+ pub fn is_rs(&self) -> bool {
+ **self == SEQSEL_A::RS
+ }
+}
+impl core::ops::Deref for SEQSEL_R {
+ type Target = crate::FieldReader<u8, SEQSEL_A>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `SEQSEL` writer - Sequential Selection"]
+pub struct SEQSEL_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> SEQSEL_W<'a> {
+ #[doc = r"Writes `variant` to the field"]
+ #[inline(always)]
+ pub fn variant(self, variant: SEQSEL_A) -> &'a mut W {
+ unsafe { self.bits(variant.into()) }
+ }
+ #[doc = "Sequential logic is disabled"]
+ #[inline(always)]
+ pub fn disable(self) -> &'a mut W {
+ self.variant(SEQSEL_A::DISABLE)
+ }
+ #[doc = "D flip flop"]
+ #[inline(always)]
+ pub fn dff(self) -> &'a mut W {
+ self.variant(SEQSEL_A::DFF)
+ }
+ #[doc = "JK flip flop"]
+ #[inline(always)]
+ pub fn jk(self) -> &'a mut W {
+ self.variant(SEQSEL_A::JK)
+ }
+ #[doc = "D latch"]
+ #[inline(always)]
+ pub fn latch(self) -> &'a mut W {
+ self.variant(SEQSEL_A::LATCH)
+ }
+ #[doc = "RS latch"]
+ #[inline(always)]
+ pub fn rs(self) -> &'a mut W {
+ self.variant(SEQSEL_A::RS)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub unsafe fn bits(self, value: u8) -> &'a mut W {
+ self.w.bits = (self.w.bits & !0x0f) | (value as u8 & 0x0f);
+ self.w
+ }
+}
+impl R {
+ #[doc = "Bits 0:3 - Sequential Selection"]
+ #[inline(always)]
+ pub fn seqsel(&self) -> SEQSEL_R {
+ SEQSEL_R::new((self.bits & 0x0f) as u8)
+ }
+}
+impl W {
+ #[doc = "Bits 0:3 - Sequential Selection"]
+ #[inline(always)]
+ pub fn seqsel(&mut self) -> SEQSEL_W {
+ SEQSEL_W { w: self }
+ }
+ #[doc = "Writes raw bits to the register."]
+ #[inline(always)]
+ pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
+ self.0.bits(bits);
+ self
+ }
+}
+#[doc = "SEQ Control x\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [seqctrl](index.html) module"]
+pub struct SEQCTRL_SPEC;
+impl crate::RegisterSpec for SEQCTRL_SPEC {
+ type Ux = u8;
+}
+#[doc = "`read()` method returns [seqctrl::R](R) reader structure"]
+impl crate::Readable for SEQCTRL_SPEC {
+ type Reader = R;
+}
+#[doc = "`write(|w| ..)` method takes [seqctrl::W](W) writer structure"]
+impl crate::Writable for SEQCTRL_SPEC {
+ type Writer = W;
+}
+#[doc = "`reset()` method sets SEQCTRL[%s]
+to value 0"]
+impl crate::Resettable for SEQCTRL_SPEC {
+ #[inline(always)]
+ fn reset_value() -> Self::Ux {
+ 0
+ }
+}