summaryrefslogtreecommitdiff
path: root/src/freqm/cfga.rs
diff options
context:
space:
mode:
authorArne Dußin2021-11-06 11:50:33 +0100
committerArne Dußin2021-11-06 11:50:33 +0100
commit0666a6ba1dbd66cf8b93c113e362ccbcd99152a0 (patch)
treea184284dbd2316f4624f092e4e7521ea8c90855b /src/freqm/cfga.rs
downloadsamc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.tar.gz
samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.zip
Initial commit
Diffstat (limited to 'src/freqm/cfga.rs')
-rw-r--r--src/freqm/cfga.rs148
1 files changed, 148 insertions, 0 deletions
diff --git a/src/freqm/cfga.rs b/src/freqm/cfga.rs
new file mode 100644
index 0000000..1d23565
--- /dev/null
+++ b/src/freqm/cfga.rs
@@ -0,0 +1,148 @@
+#[doc = "Register `CFGA` reader"]
+pub struct R(crate::R<CFGA_SPEC>);
+impl core::ops::Deref for R {
+ type Target = crate::R<CFGA_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl From<crate::R<CFGA_SPEC>> for R {
+ #[inline(always)]
+ fn from(reader: crate::R<CFGA_SPEC>) -> Self {
+ R(reader)
+ }
+}
+#[doc = "Register `CFGA` writer"]
+pub struct W(crate::W<CFGA_SPEC>);
+impl core::ops::Deref for W {
+ type Target = crate::W<CFGA_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl core::ops::DerefMut for W {
+ #[inline(always)]
+ fn deref_mut(&mut self) -> &mut Self::Target {
+ &mut self.0
+ }
+}
+impl From<crate::W<CFGA_SPEC>> for W {
+ #[inline(always)]
+ fn from(writer: crate::W<CFGA_SPEC>) -> Self {
+ W(writer)
+ }
+}
+#[doc = "Field `REFNUM` reader - Number of Reference Clock Cycles"]
+pub struct REFNUM_R(crate::FieldReader<u8, u8>);
+impl REFNUM_R {
+ pub(crate) fn new(bits: u8) -> Self {
+ REFNUM_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for REFNUM_R {
+ type Target = crate::FieldReader<u8, u8>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `REFNUM` writer - Number of Reference Clock Cycles"]
+pub struct REFNUM_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> REFNUM_W<'a> {
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub unsafe fn bits(self, value: u8) -> &'a mut W {
+ self.w.bits = (self.w.bits & !0xff) | (value as u16 & 0xff);
+ self.w
+ }
+}
+#[doc = "Field `DIVREF` reader - Divide Reference Clock"]
+pub struct DIVREF_R(crate::FieldReader<bool, bool>);
+impl DIVREF_R {
+ pub(crate) fn new(bits: bool) -> Self {
+ DIVREF_R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for DIVREF_R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `DIVREF` writer - Divide Reference Clock"]
+pub struct DIVREF_W<'a> {
+ w: &'a mut W,
+}
+impl<'a> DIVREF_W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 15)) | ((value as u16 & 0x01) << 15);
+ self.w
+ }
+}
+impl R {
+ #[doc = "Bits 0:7 - Number of Reference Clock Cycles"]
+ #[inline(always)]
+ pub fn refnum(&self) -> REFNUM_R {
+ REFNUM_R::new((self.bits & 0xff) as u8)
+ }
+ #[doc = "Bit 15 - Divide Reference Clock"]
+ #[inline(always)]
+ pub fn divref(&self) -> DIVREF_R {
+ DIVREF_R::new(((self.bits >> 15) & 0x01) != 0)
+ }
+}
+impl W {
+ #[doc = "Bits 0:7 - Number of Reference Clock Cycles"]
+ #[inline(always)]
+ pub fn refnum(&mut self) -> REFNUM_W {
+ REFNUM_W { w: self }
+ }
+ #[doc = "Bit 15 - Divide Reference Clock"]
+ #[inline(always)]
+ pub fn divref(&mut self) -> DIVREF_W {
+ DIVREF_W { w: self }
+ }
+ #[doc = "Writes raw bits to the register."]
+ #[inline(always)]
+ pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
+ self.0.bits(bits);
+ self
+ }
+}
+#[doc = "Config A register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cfga](index.html) module"]
+pub struct CFGA_SPEC;
+impl crate::RegisterSpec for CFGA_SPEC {
+ type Ux = u16;
+}
+#[doc = "`read()` method returns [cfga::R](R) reader structure"]
+impl crate::Readable for CFGA_SPEC {
+ type Reader = R;
+}
+#[doc = "`write(|w| ..)` method takes [cfga::W](W) writer structure"]
+impl crate::Writable for CFGA_SPEC {
+ type Writer = W;
+}
+#[doc = "`reset()` method sets CFGA to value 0"]
+impl crate::Resettable for CFGA_SPEC {
+ #[inline(always)]
+ fn reset_value() -> Self::Ux {
+ 0
+ }
+}