summaryrefslogtreecommitdiff
path: root/src/mclk/ahbmask.rs
diff options
context:
space:
mode:
authorArne Dußin2021-11-06 11:50:33 +0100
committerArne Dußin2021-11-06 11:50:33 +0100
commit0666a6ba1dbd66cf8b93c113e362ccbcd99152a0 (patch)
treea184284dbd2316f4624f092e4e7521ea8c90855b /src/mclk/ahbmask.rs
downloadsamc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.tar.gz
samc21-0666a6ba1dbd66cf8b93c113e362ccbcd99152a0.zip
Initial commit
Diffstat (limited to 'src/mclk/ahbmask.rs')
-rw-r--r--src/mclk/ahbmask.rs710
1 files changed, 710 insertions, 0 deletions
diff --git a/src/mclk/ahbmask.rs b/src/mclk/ahbmask.rs
new file mode 100644
index 0000000..9649872
--- /dev/null
+++ b/src/mclk/ahbmask.rs
@@ -0,0 +1,710 @@
+#[doc = "Register `AHBMASK` reader"]
+pub struct R(crate::R<AHBMASK_SPEC>);
+impl core::ops::Deref for R {
+ type Target = crate::R<AHBMASK_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl From<crate::R<AHBMASK_SPEC>> for R {
+ #[inline(always)]
+ fn from(reader: crate::R<AHBMASK_SPEC>) -> Self {
+ R(reader)
+ }
+}
+#[doc = "Register `AHBMASK` writer"]
+pub struct W(crate::W<AHBMASK_SPEC>);
+impl core::ops::Deref for W {
+ type Target = crate::W<AHBMASK_SPEC>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+impl core::ops::DerefMut for W {
+ #[inline(always)]
+ fn deref_mut(&mut self) -> &mut Self::Target {
+ &mut self.0
+ }
+}
+impl From<crate::W<AHBMASK_SPEC>> for W {
+ #[inline(always)]
+ fn from(writer: crate::W<AHBMASK_SPEC>) -> Self {
+ W(writer)
+ }
+}
+#[doc = "Field `HPB0_` reader - HPB0 AHB Clock Mask"]
+pub struct HPB0__R(crate::FieldReader<bool, bool>);
+impl HPB0__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HPB0__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HPB0__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HPB0_` writer - HPB0 AHB Clock Mask"]
+pub struct HPB0__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HPB0__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
+ self.w
+ }
+}
+#[doc = "Field `HPB1_` reader - HPB1 AHB Clock Mask"]
+pub struct HPB1__R(crate::FieldReader<bool, bool>);
+impl HPB1__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HPB1__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HPB1__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HPB1_` writer - HPB1 AHB Clock Mask"]
+pub struct HPB1__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HPB1__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u32 & 0x01) << 1);
+ self.w
+ }
+}
+#[doc = "Field `HPB2_` reader - HPB2 AHB Clock Mask"]
+pub struct HPB2__R(crate::FieldReader<bool, bool>);
+impl HPB2__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HPB2__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HPB2__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HPB2_` writer - HPB2 AHB Clock Mask"]
+pub struct HPB2__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HPB2__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u32 & 0x01) << 2);
+ self.w
+ }
+}
+#[doc = "Field `DSU_` reader - DSU AHB Clock Mask"]
+pub struct DSU__R(crate::FieldReader<bool, bool>);
+impl DSU__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ DSU__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for DSU__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `DSU_` writer - DSU AHB Clock Mask"]
+pub struct DSU__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> DSU__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 3)) | ((value as u32 & 0x01) << 3);
+ self.w
+ }
+}
+#[doc = "Field `HMATRIXHS_` reader - HMATRIXHS AHB Clock Mask"]
+pub struct HMATRIXHS__R(crate::FieldReader<bool, bool>);
+impl HMATRIXHS__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HMATRIXHS__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HMATRIXHS__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HMATRIXHS_` writer - HMATRIXHS AHB Clock Mask"]
+pub struct HMATRIXHS__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HMATRIXHS__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 4)) | ((value as u32 & 0x01) << 4);
+ self.w
+ }
+}
+#[doc = "Field `NVMCTRL_` reader - NVMCTRL AHB Clock Mask"]
+pub struct NVMCTRL__R(crate::FieldReader<bool, bool>);
+impl NVMCTRL__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ NVMCTRL__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for NVMCTRL__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `NVMCTRL_` writer - NVMCTRL AHB Clock Mask"]
+pub struct NVMCTRL__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> NVMCTRL__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 5)) | ((value as u32 & 0x01) << 5);
+ self.w
+ }
+}
+#[doc = "Field `HSRAM_` reader - HSRAM AHB Clock Mask"]
+pub struct HSRAM__R(crate::FieldReader<bool, bool>);
+impl HSRAM__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HSRAM__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HSRAM__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HSRAM_` writer - HSRAM AHB Clock Mask"]
+pub struct HSRAM__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HSRAM__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 6)) | ((value as u32 & 0x01) << 6);
+ self.w
+ }
+}
+#[doc = "Field `DMAC_` reader - DMAC AHB Clock Mask"]
+pub struct DMAC__R(crate::FieldReader<bool, bool>);
+impl DMAC__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ DMAC__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for DMAC__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `DMAC_` writer - DMAC AHB Clock Mask"]
+pub struct DMAC__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> DMAC__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 7)) | ((value as u32 & 0x01) << 7);
+ self.w
+ }
+}
+#[doc = "Field `CAN0_` reader - CAN0 AHB Clock Mask"]
+pub struct CAN0__R(crate::FieldReader<bool, bool>);
+impl CAN0__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ CAN0__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for CAN0__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `CAN0_` writer - CAN0 AHB Clock Mask"]
+pub struct CAN0__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> CAN0__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 8)) | ((value as u32 & 0x01) << 8);
+ self.w
+ }
+}
+#[doc = "Field `CAN1_` reader - CAN1 AHB Clock Mask"]
+pub struct CAN1__R(crate::FieldReader<bool, bool>);
+impl CAN1__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ CAN1__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for CAN1__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `CAN1_` writer - CAN1 AHB Clock Mask"]
+pub struct CAN1__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> CAN1__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 9)) | ((value as u32 & 0x01) << 9);
+ self.w
+ }
+}
+#[doc = "Field `PAC_` reader - PAC AHB Clock Mask"]
+pub struct PAC__R(crate::FieldReader<bool, bool>);
+impl PAC__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ PAC__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for PAC__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `PAC_` writer - PAC AHB Clock Mask"]
+pub struct PAC__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> PAC__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 10)) | ((value as u32 & 0x01) << 10);
+ self.w
+ }
+}
+#[doc = "Field `NVMCTRL_PICACHU_` reader - NVMCTRL_PICACHU AHB Clock Mask"]
+pub struct NVMCTRL_PICACHU__R(crate::FieldReader<bool, bool>);
+impl NVMCTRL_PICACHU__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ NVMCTRL_PICACHU__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for NVMCTRL_PICACHU__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `NVMCTRL_PICACHU_` writer - NVMCTRL_PICACHU AHB Clock Mask"]
+pub struct NVMCTRL_PICACHU__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> NVMCTRL_PICACHU__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 11)) | ((value as u32 & 0x01) << 11);
+ self.w
+ }
+}
+#[doc = "Field `DIVAS_` reader - DIVAS AHB Clock Mask"]
+pub struct DIVAS__R(crate::FieldReader<bool, bool>);
+impl DIVAS__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ DIVAS__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for DIVAS__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `DIVAS_` writer - DIVAS AHB Clock Mask"]
+pub struct DIVAS__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> DIVAS__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 12)) | ((value as u32 & 0x01) << 12);
+ self.w
+ }
+}
+#[doc = "Field `HPB3_` reader - HPB3 AHB Clock Mask"]
+pub struct HPB3__R(crate::FieldReader<bool, bool>);
+impl HPB3__R {
+ pub(crate) fn new(bits: bool) -> Self {
+ HPB3__R(crate::FieldReader::new(bits))
+ }
+}
+impl core::ops::Deref for HPB3__R {
+ type Target = crate::FieldReader<bool, bool>;
+ #[inline(always)]
+ fn deref(&self) -> &Self::Target {
+ &self.0
+ }
+}
+#[doc = "Field `HPB3_` writer - HPB3 AHB Clock Mask"]
+pub struct HPB3__W<'a> {
+ w: &'a mut W,
+}
+impl<'a> HPB3__W<'a> {
+ #[doc = r"Sets the field bit"]
+ #[inline(always)]
+ pub fn set_bit(self) -> &'a mut W {
+ self.bit(true)
+ }
+ #[doc = r"Clears the field bit"]
+ #[inline(always)]
+ pub fn clear_bit(self) -> &'a mut W {
+ self.bit(false)
+ }
+ #[doc = r"Writes raw bits to the field"]
+ #[inline(always)]
+ pub fn bit(self, value: bool) -> &'a mut W {
+ self.w.bits = (self.w.bits & !(0x01 << 13)) | ((value as u32 & 0x01) << 13);
+ self.w
+ }
+}
+impl R {
+ #[doc = "Bit 0 - HPB0 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb0_(&self) -> HPB0__R {
+ HPB0__R::new((self.bits & 0x01) != 0)
+ }
+ #[doc = "Bit 1 - HPB1 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb1_(&self) -> HPB1__R {
+ HPB1__R::new(((self.bits >> 1) & 0x01) != 0)
+ }
+ #[doc = "Bit 2 - HPB2 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb2_(&self) -> HPB2__R {
+ HPB2__R::new(((self.bits >> 2) & 0x01) != 0)
+ }
+ #[doc = "Bit 3 - DSU AHB Clock Mask"]
+ #[inline(always)]
+ pub fn dsu_(&self) -> DSU__R {
+ DSU__R::new(((self.bits >> 3) & 0x01) != 0)
+ }
+ #[doc = "Bit 4 - HMATRIXHS AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hmatrixhs_(&self) -> HMATRIXHS__R {
+ HMATRIXHS__R::new(((self.bits >> 4) & 0x01) != 0)
+ }
+ #[doc = "Bit 5 - NVMCTRL AHB Clock Mask"]
+ #[inline(always)]
+ pub fn nvmctrl_(&self) -> NVMCTRL__R {
+ NVMCTRL__R::new(((self.bits >> 5) & 0x01) != 0)
+ }
+ #[doc = "Bit 6 - HSRAM AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hsram_(&self) -> HSRAM__R {
+ HSRAM__R::new(((self.bits >> 6) & 0x01) != 0)
+ }
+ #[doc = "Bit 7 - DMAC AHB Clock Mask"]
+ #[inline(always)]
+ pub fn dmac_(&self) -> DMAC__R {
+ DMAC__R::new(((self.bits >> 7) & 0x01) != 0)
+ }
+ #[doc = "Bit 8 - CAN0 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn can0_(&self) -> CAN0__R {
+ CAN0__R::new(((self.bits >> 8) & 0x01) != 0)
+ }
+ #[doc = "Bit 9 - CAN1 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn can1_(&self) -> CAN1__R {
+ CAN1__R::new(((self.bits >> 9) & 0x01) != 0)
+ }
+ #[doc = "Bit 10 - PAC AHB Clock Mask"]
+ #[inline(always)]
+ pub fn pac_(&self) -> PAC__R {
+ PAC__R::new(((self.bits >> 10) & 0x01) != 0)
+ }
+ #[doc = "Bit 11 - NVMCTRL_PICACHU AHB Clock Mask"]
+ #[inline(always)]
+ pub fn nvmctrl_picachu_(&self) -> NVMCTRL_PICACHU__R {
+ NVMCTRL_PICACHU__R::new(((self.bits >> 11) & 0x01) != 0)
+ }
+ #[doc = "Bit 12 - DIVAS AHB Clock Mask"]
+ #[inline(always)]
+ pub fn divas_(&self) -> DIVAS__R {
+ DIVAS__R::new(((self.bits >> 12) & 0x01) != 0)
+ }
+ #[doc = "Bit 13 - HPB3 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb3_(&self) -> HPB3__R {
+ HPB3__R::new(((self.bits >> 13) & 0x01) != 0)
+ }
+}
+impl W {
+ #[doc = "Bit 0 - HPB0 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb0_(&mut self) -> HPB0__W {
+ HPB0__W { w: self }
+ }
+ #[doc = "Bit 1 - HPB1 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb1_(&mut self) -> HPB1__W {
+ HPB1__W { w: self }
+ }
+ #[doc = "Bit 2 - HPB2 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb2_(&mut self) -> HPB2__W {
+ HPB2__W { w: self }
+ }
+ #[doc = "Bit 3 - DSU AHB Clock Mask"]
+ #[inline(always)]
+ pub fn dsu_(&mut self) -> DSU__W {
+ DSU__W { w: self }
+ }
+ #[doc = "Bit 4 - HMATRIXHS AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hmatrixhs_(&mut self) -> HMATRIXHS__W {
+ HMATRIXHS__W { w: self }
+ }
+ #[doc = "Bit 5 - NVMCTRL AHB Clock Mask"]
+ #[inline(always)]
+ pub fn nvmctrl_(&mut self) -> NVMCTRL__W {
+ NVMCTRL__W { w: self }
+ }
+ #[doc = "Bit 6 - HSRAM AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hsram_(&mut self) -> HSRAM__W {
+ HSRAM__W { w: self }
+ }
+ #[doc = "Bit 7 - DMAC AHB Clock Mask"]
+ #[inline(always)]
+ pub fn dmac_(&mut self) -> DMAC__W {
+ DMAC__W { w: self }
+ }
+ #[doc = "Bit 8 - CAN0 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn can0_(&mut self) -> CAN0__W {
+ CAN0__W { w: self }
+ }
+ #[doc = "Bit 9 - CAN1 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn can1_(&mut self) -> CAN1__W {
+ CAN1__W { w: self }
+ }
+ #[doc = "Bit 10 - PAC AHB Clock Mask"]
+ #[inline(always)]
+ pub fn pac_(&mut self) -> PAC__W {
+ PAC__W { w: self }
+ }
+ #[doc = "Bit 11 - NVMCTRL_PICACHU AHB Clock Mask"]
+ #[inline(always)]
+ pub fn nvmctrl_picachu_(&mut self) -> NVMCTRL_PICACHU__W {
+ NVMCTRL_PICACHU__W { w: self }
+ }
+ #[doc = "Bit 12 - DIVAS AHB Clock Mask"]
+ #[inline(always)]
+ pub fn divas_(&mut self) -> DIVAS__W {
+ DIVAS__W { w: self }
+ }
+ #[doc = "Bit 13 - HPB3 AHB Clock Mask"]
+ #[inline(always)]
+ pub fn hpb3_(&mut self) -> HPB3__W {
+ HPB3__W { w: self }
+ }
+ #[doc = "Writes raw bits to the register."]
+ #[inline(always)]
+ pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
+ self.0.bits(bits);
+ self
+ }
+}
+#[doc = "AHB Mask\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ahbmask](index.html) module"]
+pub struct AHBMASK_SPEC;
+impl crate::RegisterSpec for AHBMASK_SPEC {
+ type Ux = u32;
+}
+#[doc = "`read()` method returns [ahbmask::R](R) reader structure"]
+impl crate::Readable for AHBMASK_SPEC {
+ type Reader = R;
+}
+#[doc = "`write(|w| ..)` method takes [ahbmask::W](W) writer structure"]
+impl crate::Writable for AHBMASK_SPEC {
+ type Writer = W;
+}
+#[doc = "`reset()` method sets AHBMASK to value 0x3cff"]
+impl crate::Resettable for AHBMASK_SPEC {
+ #[inline(always)]
+ fn reset_value() -> Self::Ux {
+ 0x3cff
+ }
+}