1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
|
#[doc = "Register `OSC48MDIV` reader"]
pub struct R(crate::R<OSC48MDIV_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<OSC48MDIV_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<OSC48MDIV_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<OSC48MDIV_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `OSC48MDIV` writer"]
pub struct W(crate::W<OSC48MDIV_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<OSC48MDIV_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<OSC48MDIV_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<OSC48MDIV_SPEC>) -> Self {
W(writer)
}
}
#[doc = "OSC48M Division Factor\n\nValue on reset: 11"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum DIV_A {
#[doc = "0: 48 MHz"]
DIV1 = 0,
#[doc = "1: 24 MHz"]
DIV2 = 1,
#[doc = "2: 16 MHz"]
DIV3 = 2,
#[doc = "3: 12 MHz"]
DIV4 = 3,
#[doc = "4: 9.6 MHz"]
DIV5 = 4,
#[doc = "5: 8 MHz"]
DIV6 = 5,
#[doc = "6: 6.86 MHz"]
DIV7 = 6,
#[doc = "7: 6 MHz"]
DIV8 = 7,
#[doc = "8: 5.33 MHz"]
DIV9 = 8,
#[doc = "9: 4.8 MHz"]
DIV10 = 9,
#[doc = "10: 4.36 MHz"]
DIV11 = 10,
#[doc = "11: 4 MHz"]
DIV12 = 11,
#[doc = "12: 3.69 MHz"]
DIV13 = 12,
#[doc = "13: 3.43 MHz"]
DIV14 = 13,
#[doc = "14: 3.2 MHz"]
DIV15 = 14,
#[doc = "15: 3 MHz"]
DIV16 = 15,
}
impl From<DIV_A> for u8 {
#[inline(always)]
fn from(variant: DIV_A) -> Self {
variant as _
}
}
#[doc = "Field `DIV` reader - OSC48M Division Factor"]
pub struct DIV_R(crate::FieldReader<u8, DIV_A>);
impl DIV_R {
pub(crate) fn new(bits: u8) -> Self {
DIV_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> DIV_A {
match self.bits {
0 => DIV_A::DIV1,
1 => DIV_A::DIV2,
2 => DIV_A::DIV3,
3 => DIV_A::DIV4,
4 => DIV_A::DIV5,
5 => DIV_A::DIV6,
6 => DIV_A::DIV7,
7 => DIV_A::DIV8,
8 => DIV_A::DIV9,
9 => DIV_A::DIV10,
10 => DIV_A::DIV11,
11 => DIV_A::DIV12,
12 => DIV_A::DIV13,
13 => DIV_A::DIV14,
14 => DIV_A::DIV15,
15 => DIV_A::DIV16,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `DIV1`"]
#[inline(always)]
pub fn is_div1(&self) -> bool {
**self == DIV_A::DIV1
}
#[doc = "Checks if the value of the field is `DIV2`"]
#[inline(always)]
pub fn is_div2(&self) -> bool {
**self == DIV_A::DIV2
}
#[doc = "Checks if the value of the field is `DIV3`"]
#[inline(always)]
pub fn is_div3(&self) -> bool {
**self == DIV_A::DIV3
}
#[doc = "Checks if the value of the field is `DIV4`"]
#[inline(always)]
pub fn is_div4(&self) -> bool {
**self == DIV_A::DIV4
}
#[doc = "Checks if the value of the field is `DIV5`"]
#[inline(always)]
pub fn is_div5(&self) -> bool {
**self == DIV_A::DIV5
}
#[doc = "Checks if the value of the field is `DIV6`"]
#[inline(always)]
pub fn is_div6(&self) -> bool {
**self == DIV_A::DIV6
}
#[doc = "Checks if the value of the field is `DIV7`"]
#[inline(always)]
pub fn is_div7(&self) -> bool {
**self == DIV_A::DIV7
}
#[doc = "Checks if the value of the field is `DIV8`"]
#[inline(always)]
pub fn is_div8(&self) -> bool {
**self == DIV_A::DIV8
}
#[doc = "Checks if the value of the field is `DIV9`"]
#[inline(always)]
pub fn is_div9(&self) -> bool {
**self == DIV_A::DIV9
}
#[doc = "Checks if the value of the field is `DIV10`"]
#[inline(always)]
pub fn is_div10(&self) -> bool {
**self == DIV_A::DIV10
}
#[doc = "Checks if the value of the field is `DIV11`"]
#[inline(always)]
pub fn is_div11(&self) -> bool {
**self == DIV_A::DIV11
}
#[doc = "Checks if the value of the field is `DIV12`"]
#[inline(always)]
pub fn is_div12(&self) -> bool {
**self == DIV_A::DIV12
}
#[doc = "Checks if the value of the field is `DIV13`"]
#[inline(always)]
pub fn is_div13(&self) -> bool {
**self == DIV_A::DIV13
}
#[doc = "Checks if the value of the field is `DIV14`"]
#[inline(always)]
pub fn is_div14(&self) -> bool {
**self == DIV_A::DIV14
}
#[doc = "Checks if the value of the field is `DIV15`"]
#[inline(always)]
pub fn is_div15(&self) -> bool {
**self == DIV_A::DIV15
}
#[doc = "Checks if the value of the field is `DIV16`"]
#[inline(always)]
pub fn is_div16(&self) -> bool {
**self == DIV_A::DIV16
}
}
impl core::ops::Deref for DIV_R {
type Target = crate::FieldReader<u8, DIV_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `DIV` writer - OSC48M Division Factor"]
pub struct DIV_W<'a> {
w: &'a mut W,
}
impl<'a> DIV_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: DIV_A) -> &'a mut W {
self.bits(variant.into())
}
#[doc = "48 MHz"]
#[inline(always)]
pub fn div1(self) -> &'a mut W {
self.variant(DIV_A::DIV1)
}
#[doc = "24 MHz"]
#[inline(always)]
pub fn div2(self) -> &'a mut W {
self.variant(DIV_A::DIV2)
}
#[doc = "16 MHz"]
#[inline(always)]
pub fn div3(self) -> &'a mut W {
self.variant(DIV_A::DIV3)
}
#[doc = "12 MHz"]
#[inline(always)]
pub fn div4(self) -> &'a mut W {
self.variant(DIV_A::DIV4)
}
#[doc = "9.6 MHz"]
#[inline(always)]
pub fn div5(self) -> &'a mut W {
self.variant(DIV_A::DIV5)
}
#[doc = "8 MHz"]
#[inline(always)]
pub fn div6(self) -> &'a mut W {
self.variant(DIV_A::DIV6)
}
#[doc = "6.86 MHz"]
#[inline(always)]
pub fn div7(self) -> &'a mut W {
self.variant(DIV_A::DIV7)
}
#[doc = "6 MHz"]
#[inline(always)]
pub fn div8(self) -> &'a mut W {
self.variant(DIV_A::DIV8)
}
#[doc = "5.33 MHz"]
#[inline(always)]
pub fn div9(self) -> &'a mut W {
self.variant(DIV_A::DIV9)
}
#[doc = "4.8 MHz"]
#[inline(always)]
pub fn div10(self) -> &'a mut W {
self.variant(DIV_A::DIV10)
}
#[doc = "4.36 MHz"]
#[inline(always)]
pub fn div11(self) -> &'a mut W {
self.variant(DIV_A::DIV11)
}
#[doc = "4 MHz"]
#[inline(always)]
pub fn div12(self) -> &'a mut W {
self.variant(DIV_A::DIV12)
}
#[doc = "3.69 MHz"]
#[inline(always)]
pub fn div13(self) -> &'a mut W {
self.variant(DIV_A::DIV13)
}
#[doc = "3.43 MHz"]
#[inline(always)]
pub fn div14(self) -> &'a mut W {
self.variant(DIV_A::DIV14)
}
#[doc = "3.2 MHz"]
#[inline(always)]
pub fn div15(self) -> &'a mut W {
self.variant(DIV_A::DIV15)
}
#[doc = "3 MHz"]
#[inline(always)]
pub fn div16(self) -> &'a mut W {
self.variant(DIV_A::DIV16)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !0x0f) | (value as u8 & 0x0f);
self.w
}
}
impl R {
#[doc = "Bits 0:3 - OSC48M Division Factor"]
#[inline(always)]
pub fn div(&self) -> DIV_R {
DIV_R::new((self.bits & 0x0f) as u8)
}
}
impl W {
#[doc = "Bits 0:3 - OSC48M Division Factor"]
#[inline(always)]
pub fn div(&mut self) -> DIV_W {
DIV_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u8) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "OSC48M Divider\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [osc48mdiv](index.html) module"]
pub struct OSC48MDIV_SPEC;
impl crate::RegisterSpec for OSC48MDIV_SPEC {
type Ux = u8;
}
#[doc = "`read()` method returns [osc48mdiv::R](R) reader structure"]
impl crate::Readable for OSC48MDIV_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [osc48mdiv::W](W) writer structure"]
impl crate::Writable for OSC48MDIV_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets OSC48MDIV to value 0x0b"]
impl crate::Resettable for OSC48MDIV_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x0b
}
}
|
