1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
_reserved_0_mode0: [u8; 0x25],
}
impl RegisterBlock {
#[doc = "0x00..0x25 - Clock/Calendar with Alarm"]
#[inline(always)]
pub fn mode2(&self) -> &MODE2 {
unsafe { &*(((self as *const Self) as *const u8).add(0usize) as *const MODE2) }
}
#[doc = "0x00..0x24 - 16-bit Counter with Two 16-bit Compares"]
#[inline(always)]
pub fn mode1(&self) -> &MODE1 {
unsafe { &*(((self as *const Self) as *const u8).add(0usize) as *const MODE1) }
}
#[doc = "0x00..0x24 - 32-bit Counter with Single 32-bit Compare"]
#[inline(always)]
pub fn mode0(&self) -> &MODE0 {
unsafe { &*(((self as *const Self) as *const u8).add(0usize) as *const MODE0) }
}
}
#[doc = r"Register block"]
#[repr(C)]
pub struct MODE0 {
#[doc = "0x00 - MODE0 Control A"]
pub ctrla: crate::Reg<self::mode0::ctrla::CTRLA_SPEC>,
_reserved1: [u8; 0x02],
#[doc = "0x04 - MODE0 Event Control"]
pub evctrl: crate::Reg<self::mode0::evctrl::EVCTRL_SPEC>,
#[doc = "0x08 - MODE0 Interrupt Enable Clear"]
pub intenclr: crate::Reg<self::mode0::intenclr::INTENCLR_SPEC>,
#[doc = "0x0a - MODE0 Interrupt Enable Set"]
pub intenset: crate::Reg<self::mode0::intenset::INTENSET_SPEC>,
#[doc = "0x0c - MODE0 Interrupt Flag Status and Clear"]
pub intflag: crate::Reg<self::mode0::intflag::INTFLAG_SPEC>,
#[doc = "0x0e - Debug Control"]
pub dbgctrl: crate::Reg<self::mode0::dbgctrl::DBGCTRL_SPEC>,
_reserved6: [u8; 0x01],
#[doc = "0x10 - MODE0 Synchronization Busy Status"]
pub syncbusy: crate::Reg<self::mode0::syncbusy::SYNCBUSY_SPEC>,
#[doc = "0x14 - Frequency Correction"]
pub freqcorr: crate::Reg<self::mode0::freqcorr::FREQCORR_SPEC>,
_reserved8: [u8; 0x03],
#[doc = "0x18 - MODE0 Counter Value"]
pub count: crate::Reg<self::mode0::count::COUNT_SPEC>,
_reserved9: [u8; 0x04],
#[doc = "0x20 - MODE0 Compare n Value"]
pub comp: crate::Reg<self::mode0::comp::COMP_SPEC>,
}
#[doc = r"Register block"]
#[doc = "32-bit Counter with Single 32-bit Compare"]
pub mod mode0;
#[doc = r"Register block"]
#[repr(C)]
pub struct MODE1 {
#[doc = "0x00 - MODE1 Control A"]
pub ctrla: crate::Reg<self::mode1::ctrla::CTRLA_SPEC>,
_reserved1: [u8; 0x02],
#[doc = "0x04 - MODE1 Event Control"]
pub evctrl: crate::Reg<self::mode1::evctrl::EVCTRL_SPEC>,
#[doc = "0x08 - MODE1 Interrupt Enable Clear"]
pub intenclr: crate::Reg<self::mode1::intenclr::INTENCLR_SPEC>,
#[doc = "0x0a - MODE1 Interrupt Enable Set"]
pub intenset: crate::Reg<self::mode1::intenset::INTENSET_SPEC>,
#[doc = "0x0c - MODE1 Interrupt Flag Status and Clear"]
pub intflag: crate::Reg<self::mode1::intflag::INTFLAG_SPEC>,
#[doc = "0x0e - Debug Control"]
pub dbgctrl: crate::Reg<self::mode1::dbgctrl::DBGCTRL_SPEC>,
_reserved6: [u8; 0x01],
#[doc = "0x10 - MODE1 Synchronization Busy Status"]
pub syncbusy: crate::Reg<self::mode1::syncbusy::SYNCBUSY_SPEC>,
#[doc = "0x14 - Frequency Correction"]
pub freqcorr: crate::Reg<self::mode1::freqcorr::FREQCORR_SPEC>,
_reserved8: [u8; 0x03],
#[doc = "0x18 - MODE1 Counter Value"]
pub count: crate::Reg<self::mode1::count::COUNT_SPEC>,
_reserved9: [u8; 0x02],
#[doc = "0x1c - MODE1 Counter Period"]
pub per: crate::Reg<self::mode1::per::PER_SPEC>,
_reserved10: [u8; 0x02],
#[doc = "0x20 - MODE1 Compare n Value"]
pub comp: [crate::Reg<self::mode1::comp::COMP_SPEC>; 2],
}
#[doc = r"Register block"]
#[doc = "16-bit Counter with Two 16-bit Compares"]
pub mod mode1;
#[doc = r"Register block"]
#[repr(C)]
pub struct MODE2 {
#[doc = "0x00 - MODE2 Control A"]
pub ctrla: crate::Reg<self::mode2::ctrla::CTRLA_SPEC>,
_reserved1: [u8; 0x02],
#[doc = "0x04 - MODE2 Event Control"]
pub evctrl: crate::Reg<self::mode2::evctrl::EVCTRL_SPEC>,
#[doc = "0x08 - MODE2 Interrupt Enable Clear"]
pub intenclr: crate::Reg<self::mode2::intenclr::INTENCLR_SPEC>,
#[doc = "0x0a - MODE2 Interrupt Enable Set"]
pub intenset: crate::Reg<self::mode2::intenset::INTENSET_SPEC>,
#[doc = "0x0c - MODE2 Interrupt Flag Status and Clear"]
pub intflag: crate::Reg<self::mode2::intflag::INTFLAG_SPEC>,
#[doc = "0x0e - Debug Control"]
pub dbgctrl: crate::Reg<self::mode2::dbgctrl::DBGCTRL_SPEC>,
_reserved6: [u8; 0x01],
#[doc = "0x10 - MODE2 Synchronization Busy Status"]
pub syncbusy: crate::Reg<self::mode2::syncbusy::SYNCBUSY_SPEC>,
#[doc = "0x14 - Frequency Correction"]
pub freqcorr: crate::Reg<self::mode2::freqcorr::FREQCORR_SPEC>,
_reserved8: [u8; 0x03],
#[doc = "0x18 - MODE2 Clock Value"]
pub clock: crate::Reg<self::mode2::clock::CLOCK_SPEC>,
_reserved9: [u8; 0x04],
#[doc = "0x20 - MODE2_ALARM Alarm n Value"]
pub alarm: crate::Reg<self::mode2::alarm::ALARM_SPEC>,
#[doc = "0x24 - MODE2_ALARM Alarm n Mask"]
pub mask: crate::Reg<self::mode2::mask::MASK_SPEC>,
}
#[doc = r"Register block"]
#[doc = "Clock/Calendar with Alarm"]
pub mod mode2;
|
