1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
|
#[doc = "Register `APBBMASK` reader"]
pub struct R(crate::R<APBBMASK_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<APBBMASK_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<APBBMASK_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<APBBMASK_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `APBBMASK` writer"]
pub struct W(crate::W<APBBMASK_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<APBBMASK_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<APBBMASK_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<APBBMASK_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `PORT_` reader - PORT APB Clock Enable"]
pub struct PORT__R(crate::FieldReader<bool, bool>);
impl PORT__R {
pub(crate) fn new(bits: bool) -> Self {
PORT__R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for PORT__R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `PORT_` writer - PORT APB Clock Enable"]
pub struct PORT__W<'a> {
w: &'a mut W,
}
impl<'a> PORT__W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
self.w
}
}
#[doc = "Field `DSU_` reader - DSU APB Clock Enable"]
pub struct DSU__R(crate::FieldReader<bool, bool>);
impl DSU__R {
pub(crate) fn new(bits: bool) -> Self {
DSU__R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for DSU__R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `DSU_` writer - DSU APB Clock Enable"]
pub struct DSU__W<'a> {
w: &'a mut W,
}
impl<'a> DSU__W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u32 & 0x01) << 1);
self.w
}
}
#[doc = "Field `NVMCTRL_` reader - NVMCTRL APB Clock Enable"]
pub struct NVMCTRL__R(crate::FieldReader<bool, bool>);
impl NVMCTRL__R {
pub(crate) fn new(bits: bool) -> Self {
NVMCTRL__R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for NVMCTRL__R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `NVMCTRL_` writer - NVMCTRL APB Clock Enable"]
pub struct NVMCTRL__W<'a> {
w: &'a mut W,
}
impl<'a> NVMCTRL__W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u32 & 0x01) << 2);
self.w
}
}
#[doc = "Field `HMATRIXHS_` reader - HMATRIXHS APB Clock Enable"]
pub struct HMATRIXHS__R(crate::FieldReader<bool, bool>);
impl HMATRIXHS__R {
pub(crate) fn new(bits: bool) -> Self {
HMATRIXHS__R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for HMATRIXHS__R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `HMATRIXHS_` writer - HMATRIXHS APB Clock Enable"]
pub struct HMATRIXHS__W<'a> {
w: &'a mut W,
}
impl<'a> HMATRIXHS__W<'a> {
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 5)) | ((value as u32 & 0x01) << 5);
self.w
}
}
impl R {
#[doc = "Bit 0 - PORT APB Clock Enable"]
#[inline(always)]
pub fn port_(&self) -> PORT__R {
PORT__R::new((self.bits & 0x01) != 0)
}
#[doc = "Bit 1 - DSU APB Clock Enable"]
#[inline(always)]
pub fn dsu_(&self) -> DSU__R {
DSU__R::new(((self.bits >> 1) & 0x01) != 0)
}
#[doc = "Bit 2 - NVMCTRL APB Clock Enable"]
#[inline(always)]
pub fn nvmctrl_(&self) -> NVMCTRL__R {
NVMCTRL__R::new(((self.bits >> 2) & 0x01) != 0)
}
#[doc = "Bit 5 - HMATRIXHS APB Clock Enable"]
#[inline(always)]
pub fn hmatrixhs_(&self) -> HMATRIXHS__R {
HMATRIXHS__R::new(((self.bits >> 5) & 0x01) != 0)
}
}
impl W {
#[doc = "Bit 0 - PORT APB Clock Enable"]
#[inline(always)]
pub fn port_(&mut self) -> PORT__W {
PORT__W { w: self }
}
#[doc = "Bit 1 - DSU APB Clock Enable"]
#[inline(always)]
pub fn dsu_(&mut self) -> DSU__W {
DSU__W { w: self }
}
#[doc = "Bit 2 - NVMCTRL APB Clock Enable"]
#[inline(always)]
pub fn nvmctrl_(&mut self) -> NVMCTRL__W {
NVMCTRL__W { w: self }
}
#[doc = "Bit 5 - HMATRIXHS APB Clock Enable"]
#[inline(always)]
pub fn hmatrixhs_(&mut self) -> HMATRIXHS__W {
HMATRIXHS__W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "APBB Mask\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [apbbmask](index.html) module"]
pub struct APBBMASK_SPEC;
impl crate::RegisterSpec for APBBMASK_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [apbbmask::R](R) reader structure"]
impl crate::Readable for APBBMASK_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [apbbmask::W](W) writer structure"]
impl crate::Writable for APBBMASK_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets APBBMASK to value 0x07"]
impl crate::Resettable for APBBMASK_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0x07
}
}
|
